(1)
Low-Latency Hardware Masking With Application to AES. TCHES 2020, 2020 (2), 300-326. https://doi.org/10.13154/tches.v2020.i2.300-326.