Parameterized Hardware Accelerators for Lattice-Based Cryptography and Their Application to the HW SW Co-Design of QTESLA. TCHES 2020, 2020 (3), 269-306. https://doi.org/10.13154/tches.v2020.i3.269-306.