High-Speed Instruction-Set Coprocessor for Lattice-Based Key Encapsulation Mechanism: Saber in Hardware. TCHES 2020, 2020 (4), 443-466. https://doi.org/10.13154/tches.v2020.i4.443-466.