High-speed Instruction-set Coprocessor for Lattice-based Key Encapsulation Mechanism: Saber in Hardware. TCHES. 2020;2020(4):443-466. doi:10.13154/tches.v2020.i4.443-466