“High-Speed Instruction-Set Coprocessor for Lattice-Based Key Encapsulation Mechanism: Saber in Hardware”. 2020. IACR Transactions on Cryptographic Hardware and Embedded Systems 2020 (4): 443-66. https://doi.org/10.13154/tches.v2020.i4.443-466.