“The SPEEDY Family of Block Ciphers: Engineering an Ultra Low-Latency Cipher from Gate Level for Secure Processor Architectures”. 2021. IACR Transactions on Cryptographic Hardware and Embedded Systems 2021 (4): 510-45. https://doi.org/10.46586/tches.v2021.i4.510-545.