“Low-Latency Hardware Masking with Application to AES” (2020) IACR Transactions on Cryptographic Hardware and Embedded Systems, 2020(2), pp. 300–326. doi:10.13154/tches.v2020.i2.300-326.