“New Circuit Minimization Techniques for Smaller and Faster AES SBoxes”, TCHES, vol. 2019, no. 4, pp. 91–125, Aug. 2019, doi: 10.13154/tches.v2019.i4.91-125.