“Low-Latency Hardware Masking with Application to AES”, TCHES, vol. 2020, no. 2, pp. 300–326, Mar. 2020, doi: 10.13154/tches.v2020.i2.300-326.