[1]
“Parameterized Hardware Accelerators for Lattice-Based Cryptography and Their Application to the HW/SW Co-Design of qTESLA”, TCHES, vol. 2020, no. 3, pp. 269–306, Jun. 2020, doi: 10.13154/tches.v2020.i3.269-306.