“High-speed Instruction-set Coprocessor for Lattice-based Key Encapsulation Mechanism: Saber in Hardware”, TCHES, vol. 2020, no. 4, pp. 443–466, Aug. 2020, doi: 10.13154/tches.v2020.i4.443-466.