“New Circuit Minimization Techniques for Smaller and Faster AES SBoxes”. IACR Transactions on Cryptographic Hardware and Embedded Systems, vol. 2019, no. 4, Aug. 2019, pp. 91-125, https://doi.org/10.13154/tches.v2019.i4.91-125.