“Learning Parity With Physical Noise: Imperfections, Reductions and FPGA Prototype”. IACR Transactions on Cryptographic Hardware and Embedded Systems, vol. 2021, no. 3, July 2021, pp. 390-17, https://doi.org/10.46586/tches.v2021.i3.390-417.