“Low-Latency Hardware Masking With Application to AES”. IACR Transactions on Cryptographic Hardware and Embedded Systems 2020, no. 2 (March 2, 2020): 300–326. Accessed November 20, 2024. https://bmt.ub.rub.de/index.php/TCHES/article/view/8553.