“Parameterized Hardware Accelerators for Lattice-Based Cryptography and Their Application to the HW SW Co-Design of QTESLA”. IACR Transactions on Cryptographic Hardware and Embedded Systems 2020, no. 3 (June 19, 2020): 269–306. Accessed November 20, 2024. https://bmt.ub.rub.de/index.php/TCHES/article/view/8591.