“Automated Generation of Fault-Resistant Circuits”. IACR Transactions on Cryptographic Hardware and Embedded Systems 2024, no. 3 (July 18, 2024): 136–173. Accessed November 20, 2024. https://bmt.ub.rub.de/index.php/TCHES/article/view/11672.